MB91F467DA.pdf 데이터시트 (총 30 페이지) - 파일 다운로드 MB91F467DA 데이타시트 다운로드

No Preview Available !

FUJITSU MICROELECTRONICS
DATA SHEET
32-bit Microcontroller
CMOS
FR60 MB91460D Series
FME-MB91460D rev 3.2
MB91F465DA, MB91F467DA/F467DB
DESCRIPTION
MB91460D series is a line of general-purpose 32-bit RISC microcontrollers designed for embedded control
applications which require high-speed real-time processing, such as consumer devices and on-board vehicle
systems. This series uses the FR60 CPU, which is compatible with the FR family* of CPUs.
This series contains the LIN-USART and CAN controllers.
* : FR, the abbreviation of FUJITSU RISC controller, is a line of products of FUJITSU Microelectronics Limited.
FEATURES
1. FR60 CPU core
• 32-bit RISC, load/store architecture, five-stage pipeline
• 16-bit fixed-length instructions (basic instructions)
• Instruction execution speed: 1 instruction per cycle
• Instructions including memory-to-memory transfer, bit manipulation, and barrel shift instructions: Instructions
suitable for embedded applications
• Function entry/exit instructions and register data multi-load store instructions : Instructions supporting C
language
• Register interlock function: Facilitating assembly-language coding
• Built-in multiplier with instruction-level support
Signed 32-bit multiplication : 5 cycles
Signed 16-bit multiplication : 3 cycles
• Interrupts (save PC/PS) : 6 cycles (16 priority levels)
(Continued)
Be sure to refer to the “Check Sheet” for the latest cautions on development.
“Check Sheet” is seen at the following support page
URL : http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html
“Check Sheet” lists the minimal requirement items to be checked to prevent problems beforehand in system
development.
Copyright©2009 FUJITSU MICROELECTRONICS LIMITED All rights reserved

No Preview Available !

MB91460D Series
(Continued)
• Harvard architecture enabling program access and data access to be performed simultaneously
• Instructions compatible with the FR family
2. Internal peripheral resources
• General-purpose ports : Maximum 170 ports
• DMAC (DMA Controller)
Maximum of 5 channels able to operate simultaneously. (External to external : 1 channel)
3 transfer sources (external pin/internal peripheral/software)
Activation source can be selected using software.
Addressing mode specifies full 32-bit addresses (increment/decrement/fixed)
Transfer mode (demand transfer/burst transfer/step transfer/block transfer)
Transfer data size selectable from 8/16/32-bit
Multi-byte transfer enabled (by software)
DMAC descriptor in I/O areas (200H to 240H, 1000H to 1024H)
• A/D converter (successive approximation type)
10-bit resolution: 24 channels
Conversion time: minimum 1 µs
• External interrupt inputs : 14 channels
8 channels shared with CAN RX or I2C pins
• Bit search module (for REALOS)
Function to search from the MSB (most significant bit) for the position of the first “0”, “1”, or changed bit in a word
• LIN-USART (full duplex double buffer): 5 channels
Clock synchronous/asynchronous selectable
Sync-break detection
Internal dedicated baud rate generator
• I2C *1 bus interface (supports 400 kbps): 3 channels
Master/slave transmission and reception
Arbitration function, clock synchronization function
• CAN controller (C-CAN): 3 channels
Maximum transfer speed: 1 Mbps
32 transmission/reception message buffers
• Stepper motor controller : 6 channels
4 high current output to each channel
2 synchronized PWMs per channel (8/10-bit)
• Sound generator : 1 channel
Tone frequency : PWM frequency divide-by-two (reload value + 1)
• Alarm comparator : 1 channel
Monitor external voltage
Generate an interrupt in case of voltage lower/higher than the defined thresholds (reference voltage)
• 16-bit PPG timer : 12 channels
• 16-bit PFM timer : 1 channel
• 16-bit reload timer: 8 channels
• 16-bit free-run timer: 8 channels (1 channel each for ICU and OCU)
• Input capture: 8 channels (operates in conjunction with the free-run timer)
• Output compare: 4 channels (operates in conjunction with the free-run timer)
• Up/Down counter: 3 channels (3*8-bit or 1*16-bit + 1*8-bit)
• Watchdog timer
(Continued)
(Continued)
2

No Preview Available !

MB91460D Series
• Real-time clock
• Low-power consumption modes : Sleep/stop mode function
• Supply Supervisor: Low voltage detection circuit for external VDD5 and internal 1.8V core voltage
• Clock supervisor
Monitors the sub-clock (32 kHz) and the main clock (4 MHz) , and switches to a recovery clock (CR oscillator,
etc.) when the oscillations stop.
• Clock modulator
• Clock monitor
• Sub-clock calibration
Corrects the real-time clock timer when operating with the 32 kHz or CR oscillator
• Main oscillator stabilization timer
Generates an interrupt in sub-clock mode after the stabilization wait time has elapsed on the 23-bit stabilization
wait time counter
• Sub-oscillator stabilization timer
Generates an interrupt in main clock mode after the stabilization wait time has elapsed on the 15-bit stabilization
wait time counter
3. Package and technology
• Package : QFP-208
• CMOS 0.18 µm technology
• Power supply range 3 V to 5 V (1.8 V internal logic provided by a step-down voltage converter)
• Operating temperature range: between 40˚C and + 105˚C / + 125˚C *2
Note *1 Purchase of Fujitsu I2C components conveys a license under the Philips I2C Patent Rights to use these
components in an I2C system provided that the system conforms to the I2C Standard Specification as defined
by Philips.
Note *2: For maximum ambient temperature TA(max), please refer to “ORDERING INFORMATION” on page 134.
3

No Preview Available !

MB91460D Series
PRODUCT LINEUP
Feature
Max. core frequency (CLKB)
Max. resource frequency (CLKP)
Max. external bus freq. (CLKT)
Max. CAN frequency (CLKCAN)
Max. FlexRay frequency (SCLK)
Technology
Watchdog timer
Watchdog timer (RC osc. based)
Bit Search
Reset input (INITX)
Hardware Standby input (HSTX)
Clock Modulator
Clock Monitor
Low Power Mode
DMA
MAC (uDSP)
MMU/MPU
MB91V460A
80MHz
40MHz
40MHz
20MHz
-
0.35um
yes
yes (disengageable)
yes
yes
yes
yes
yes
yes
5 ch
no
MPU (16 ch) 1)
Flash memory
Satellite Flash memory
Flash Protection
Emulation SRAM 32bit read data
-
-
D-RAM
ID-RAM
Flash-Cache (Instruction cache)
Boot-ROM / BI-ROM
64 KByte
64 KByte
16 KByte
4 KByte fixed
RTC
Free Running Timer
ICU
OCU
Reload Timer
PPG 16-bit
PFM 16-bit
Sound Generator
Up/Down Counter (8/16-bit)
1 ch
8 ch
8 ch
8 ch
8 ch
16 ch
1 ch
1 ch
4 ch (8-bit) / 2 ch (16-bit)
C_CAN
LIN-USART
I2C (400k)
6 ch (128msg)
4 ch + 4 ch FIFO + 8 ch
4 ch
FR external bus
yes (32bit addr, 32bit data)
MB91F465DA
100MHz
50MHz
50MHz
50MHz
-
0.18um
yes
yes
yes
yes
no
yes
yes
yes
5 ch
no
MPU (8 ch) 1)
544 KByte
no
yes
32 KByte
16 KByte
8 KByte
4 KByte
1 ch
8 ch
8 ch
4 ch
8 ch
12 ch
1 ch
1 ch
3 ch (8-bit) / 1 ch (16-bit)
3 ch (32msg)
1 ch + 4 ch FIFO
3 ch
yes (26bit addr, 32bit data)
4
MB91F467DA
MB91F467DB
96MHz
48MHz
48MHz
48MHz
-
0.18um
yes
yes
yes
yes
no
yes
yes
yes
5 ch
no
MPU (8 ch) 1)
1088 KByte
no
yes
32 KByte
32 KByte
8 KByte
4 KByte
1 ch
8 ch
8 ch
4 ch
8 ch
12 ch
1 ch
1 ch
3 ch (8-bit) / 1 ch (16-bit)
3 ch (32msg)
1 ch + 4 ch FIFO
3 ch
yes (26bit addr, 32bit data)

No Preview Available !

MB91460D Series
Feature
External Interrupts
NMI Interrupts
MB91V460A
16 ch
1 ch
MB91F465DA
14 ch
-
MB91F467DA
MB91F467DB
14 ch
-
SMC
6 ch 6 ch 6 ch
LCD controller (40x4)
1 ch
-
-
ADC (10 bit)
Alarm Comparator
32 ch
2 ch
24 ch
1 ch
24 ch
1 ch
Supply Supervisor
(low voltage detection)
yes
yes
yes
Clock Supervisor
yes yes yes
Main clock oscillator
Sub clock oscillator
RC Oscillator
PLL
4MHz
32kHz
100kHz
x 20
4MHz
32kHz
100kHz / 2MHz
x 25
4MHz
32kHz
100kHz / 2MHz
x 24
DSU4
EDSU
yes
yes (32 BP) *1
-
yes (16 BP) *1
-
yes (16 BP) *1
Supply Voltage
Regulator
Power Consumption
Temperatur Range (Ta)
3V / 5V
yes
n.a.
0..70 C
3V / 5V
yes
< 1.3 W
-40...TA(max) C *2
3V / 5V
yes
< 2.0 W
-40...TA(max) C *2
Package
BGA660
QFP208
QFP208
Power on to PLL run
Flash Download Time
< 20 ms
n.a.
< 20 ms
< 5 sec. typical
< 20 ms
< 6 sec typical
*1 : MPU channels use EDSU breakpoint registers (shared operation between MPU and EDSU).
*2 : For maximum ambient temperature TA(max), please refer to “ORDERING INFORMATION” on page 134.
5