Maker : ST Microelectronics
Part No. : 40110BE

  Datasheet PDF : 40110BE.pdf
  Cross Reference : 40110BE Cross Reference
  Buy Component : 40110BE Find Stock and Price

Shortcut : 40110BE 

Product Information

www.DataSheet4U.com HCC40110B HCF40110B DECADE UP-DOWN COUNTER/DECODER/LATCH/DRIVER . . . . . . . . . SEPARATE CLOCK-UP AND CLOCK-DOWN LINES CAPABLE OF DRIVING COMMON CATHODE LEDS AND OTHER DISPLAYS DIRECTLY ALLOWS CASCADING WITHOUT ANY EXTERNAL CIRCUITRY MAXIMUM INPUT CURRENT OF 1 µA AT 18 V (full package-temperature range) QUIESCENT CURRENT AT 20 V FOR HCC DEVICE 5 V, 10 V AND 15 V PARAMETRIC RATINGS INPUT CURRENT OF 100 nA AT 18 V AND 25 °C FOR HCC DEVICE 100 % TESTED FOR QUIESCENT CURRENT MEETS ALL REQUIREMENTS OF JEDEC TENTATIVE STANDARD No. 13 A, ”STANDARD SPECIFICATIONS FOR DESCRIPTION OF ”B” SERIES CMOS DEVICES” EY (Plastic Package) F (Ceramic Package) C1 (Chip Carrier) ORDER CODES : HCC40110BF HCF40110BEY HCF40110BC1 DESCRIPTION The HCC 40110B (extended temperature range) and HCF 40110B (intermediate temperature range) are monolithic integrated circuits, available in 16lead dual in-line plastic or ceramic package. The HCC/HCF 40110B is a dual-clocked up/down counter with a special preconditioning circuit that allows the counter to be clocked, via positive going inputs, up or down regardless of that state or timing (within 100 ns typ.) of the other clock line. The clock signal is fed into the control logic and Johnson counter after is preconditioned. The outputs of the Johnson counter (which include antilock gating to avoid being locked at an illegal state) are fed into a latch. This data can be fed directly to the decoder through the latch or can be strobed to hold a particular count while the Johnson counter continues to be clocked. The decoder feeds a seven-segment bipolar output driver which can source up to 25 mA to drive LEDs and other displays such as low-voltage fluorescent and incandescent lamps. A short duration negative-going pulse appears on the BORROW output when the count changes from 0 to 9 or the CARRY output when the count changes from 9 to 0. At the other times the BORROW and CARRY output are a logic 1. The CARRY and BORROW outputs can be tied directly to the clock-up and clock-down lines respectively of another HCC/HCF 40110B for easy cascading of several counters. September 1988 PIN CONNECTIONS 1/11 www.DataSheet4U.com HCC/HCF40110B FUNCTIONAL DIAGRAM ABSOLUTE MAXIMUM RATING Symbol VDD * Vi II Ptot Parameter Supply Voltage: HCC Types HCF Types Input Voltage DC Input Current (any one input) Total Power Dissipation (per package) Dissipation per Output Transistor for Top = Full Package Temperature Range Operating Temperature: HCC Types HCF Types Storage Temperature Value -0.5 to +20 -0.5 to +18 -0.5 to VDD + 0.5 ± 10 200 100 -55 to +125 -40 to +85 -65 to +150 Unit V V V mA mW mW o o Top Tstg C C o C Stresses above those listed under ”Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress ratingonly and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for external periods may affect device reliability. * All voltage values are referred to VSS pin voltage. RECOMMENDED OPERATING CONDITIONS Symbol VDD VI Top Parameter Supply Voltage: HCC Types HCF Types Input Voltage Operating Temperature: HCC Types HCF Types Value 3 to 18 3 to 15 0 to VDD -55 to +125 -40 to +85 Unit V V V o o C C 2/11 www.DataSheet4U.com HCC/HCF40110 LOGIC DIAGRAMS 3/11 www.DataSheet4U.com HCC/HCF40110B LOGIC DIAGRAM (continued) DISPLAY SEGMENTS Ouptut Low (sink) Current Characterisitcs. TRUTH TABLE CLOCK UP* CLOCK DOWN* X X LATCH ENABLE 0 0 X X X X X X X X X 1 1 TOGGLE ENABLE 0 0 X X 1 0 0 RESET 0 0 0 1 0 0 0 COUNTER DISPLAY Increments by 1 Follows Counter Decrement by 1 Follows Counter No Change Goes to 00000 Inhibited Increments by 1 Decrement by 1 No Change Follows Counter (Display = 0 ) Remains Fixed Remains Fixed Remains Fixed x = Don’t care 1 = High State 2 = Low State * Typically 100 ns between clock-up and...

Link URL