Maker : UTC
Part No. : 4066

  Datasheet PDF : 4066.pdf
  Cross Reference : 4066 Cross Reference
  Buy Component : 4066 Find Stock and Price

Shortcut : 4060AL  4060R  4066  4066  4066  4066  4066  4066  4066  4066  4066  4066  4066B  4066B  4067xxx  40680  4069UB  4069UB  4069UB  4069UB  4069UB  4069UB  4069UB  4069UB  4069UB  4069UB  406R8 

Product Information

UNISONIC TECHNOLOGIES CO., LTD 4066 QUAD BILATERAL SWITCH DESCRIPTION The UTC 4066 is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. SOP-14 CMOS IC FEATURES * Wide supply voltage range: 3V ~ 15V. * High noise immunity : 0.45VDD (typ.) * Wide range of digital and ± 7.5VPEAK analog switching * “ON” resistance for 15V operation : 80Ω * Matched ”ON” resistance : RON=5Ω (typ.) over 15V signal input * “ON” resistance flat over peak-to-peak signal range * High “ON” / “OFF” : 65 dB (typ.) output voltage ratio @ fIS=10kHz, RL=10kΩ * High degree linearity: 0.1% distortion (typ.). @ fIS=1kHz, VIS=5Vp-p. * VDD-VSS=10V, RL=10kΩ * Extremely low ”OFF” : 0.1nA (typ.) * switch leakage @VDD-VSS=10V, Ta=25 www.DataSheet4U.com * Extremely high control input impedance : 1012Ω (typ.) * Low crosstalk : -50dB (typ.) * between switches @ fIS=0.9MHz, RL=1kΩ * Frequency response, switch ”ON” : 40MHz (typ.) DIP-14 TSSOP-14 *Pb-free plating product number: 4066L ORDERING INFORMATION Ordering Number Normal Lead Free Plating 4066-D14-T 4066L-D14-T 4066-S14-R 4066L-S14-R 4066-S14-T 4066L-S14-T 4066-P14-R 4066L-P14-R 4066-P14-T 4066L-P14-T Package DIP-14 SOP-14 SOP-14 TSSOP-14 TSSOP-14 Packing Tube Tape Reel Tube Tape Reel Tube 4066L-D14-T (1)Packing Type (2)Package Type (3)Lead Plating (1) R: Tape Reel, T: Tube (2) D14: DIP-14, S14: SOP-14, P14: TSSOP-14 (3) L: Lead Free Plating Blank: Pb/Sn , www.unisonic.com.tw Copyright © 2005 Unisonic Technologies Co., Ltd 1 of 7 QW-R502-009,C 4066 PIN CONFIGURATION 1 2 3 SW D 14 VDD 13 CONTROL A 12 CONTROL D 11 IN/ OUT 10 OUT/ IN 9 SW C 8 OUT / IN IN / OUT CMOS IC IN / OUT OUT/ IN OUT/ IN SW A IN / OUT 4 CONTROL B 5 CONTROL C 6 Vss 7 SW B SCHEMATIC DIAGRAM IN/ OUT OUT/ IN CONTROL Vss UNISONIC TECHNOLOGIES CO., LTD www.unisonic.com.tw 2 of 7 QW-R502-009,C 4066 ABSOLUTE MAXIMUM RATINGS (VSS=0V, unless otherwise specified) PARAMETER Supply Voltage Input Voltage SYMBOL VDD VIN CMOS IC RATINGS UNIT -0.5 ~ +18 V -0.5 ~ Vcc+0.5 V 700 DIP-14 mW Power Dissipation PD SOP-14 500 mW TSSOP-14 500 mW Junction Temperature TJ +125 °C Storage Temperature TSTG -40 ~ +150 °C Note Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied. RECOMMENDED OPERATING CONDITIONS (VSS=0V, unless otherwise specified) PARAMETER Supply Voltage Input Voltage Operating Temperature Range SYMBOL VDD VIN TOPR RATINGS 3 ~ 15 0 ~ VDD -40 ~ +85 UNIT V V °C DC ELECTRICAL CHARACTERISTICS (VSS=0V, unless otherwise specified) PARAMETER Quiescent Current Device SYMBOL IDD CONDITIONS -40°C MIN MAX 1.0 2.0 4.0 MIN +25°C TYP 0.01 0.01 0.01 MAX 1.0 2.0 4.0 +85°C UNITS MIN MAX µA 7.5 µA 15 µA 30 VDD=5V VDD=10V VDD=15V SIGNAL INPUTS AND OUTPUTS Input or Output Leakage IIS Vc=0 Switch “OFF” RL=10kΩ ~ (VDD-VSS/2) Vc=VDD, VSS ~ VDD VDD=5V “ON” Resistance RON VDD=10V VDD=15V RL=10kΩ ~ (VDD-VSS/2) ”ON” Resistance Vc=VDD, VIS=VSS ~VDD Between Any 2 of 4 RON VDD=10V Switches VDD=15V CONTROL INPUTS VIS= VSS and VDD Vos=VDD and VSS IIS= ±10µA Low Level Input VILC Voltage VDD=5V VDD=10V VDD=15V VDD=5V HIGH Level Input VIHC VDD=10V (Note 4) Voltage VDD=15V VDD-VSS=15V VDD VIS VSS Input Current IIN VDD Vc VSS ±50 ±0.1 ±50 ±200 nA 850 330 210 270 120 80 1050 400 240 1200 520 300 Ω Ω Ω 10 5 Ω Ω 1.5 3.0 4.0 3.5 7.0 11.0 ±0.3 3.5 7.0 11.0 2.25 4.5 6.75 2.75 5.5 8.25 ±10-5 1.5 3.0 4.0 3.5 7.0 11.0 ±0.3 1.5 3.0 4.0 V V V V V V µA ±1.0 UNISONIC TECHNOLOGIES CO., LTD www.unisonic.com.tw 3 of 7 QW-R502-009,C 4066 (Ta=25 , tr=tf=20 ns and Vss=0V unless otherwise) PARAMETER SYMBOL Propagation Delay Time Signal Input to Signal Output Propagation Delay Time Control Input to Signal Output High Impedance to Logical Level Propagation Delay Time Control Input to Signal Output Logical ...

Link URL