|
Free integrated circuits, diodes, triacs, and other semiconductors Datasheet Search and Download Site
| datasheet.co.kr > datasheet > 74HC00 > Quad 2-input NAND gate |
|
|
Quad 2-input NAND gateMaker : Philips
Shortcut : 74HC00 74HC00 74HC00BQ 74HC00D 74HC00DB 74HC00N 74HC00PW 74HC01 74HC02 74HC02 74HC02AP 74HC03 74HC03 74HC04 74HC04 74HC04N 74HC05 74HC05 74HC05 74HC05 74HC05 74HC05 74HC07 74HC08 74HC08 74HC08 74HC09 |
|
Product Information |
|
INTEGRATED CIRCUITS DATA SHEET 74HC00; 74HCT00 Quad 2-input NAND gate Product specification Supersedes data of 1997 Aug 26 2003 Jun 30 Philips Semiconductors Product specification Quad 2-input NAND gate FEATURES • Complies with JEDEC standard no. 8-1A • ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V • Specified from −40 to +85 °C and −40 to +125 °C. QUICK REFERENCE DATA GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns. DESCRIPTION 74HC00; 74HCT00 The 74HC00/74HCT00 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC00/74HCT00 provide the 2-input NAND function. TYPICAL SYMBOL tPHL/tPLH CI CPD Notes 1. CPD is used to determine the dynamic power dissipation (PD in µW). PD = CPD × VCC2 × fi × N + Σ(CL × VCC2 × fo) where: fi = input frequency in MHz; fo = output frequency in MHz; CL = output load capacitance in pF; VCC = supply voltage in Volts; N = total load switching outputs; Σ(CL × VCC2 × fo) = sum of the outputs. 2. For 74HC00 the condition is VI = GND to VCC. For 74HCT00 the condition is VI = GND to VCC − 1.5 V. FUNCTION TABLE See note 1. INPUT nA L L H H Note 1. H = HIGH voltage level; L = LOW voltage level. nB L H L H OUTPUT nY H H H L PARAMETER propagation delay nA, nB to nY input capacitance power dissipation capacitance per gate notes 1 and 2 CONDITIONS 74HC00 CL = 15 pF; VCC = 5 V 7 3.5 22 74HCT00 10 3.5 22 ns pF pF UNIT 2003 Jun 30 2 Philips Semiconductors Product specification Quad 2-input NAND gate ORDERING INFORMATION PACKAGE TYPE NUMBER 74HC00N 74HCT00N 74HC00D 74HCT00D 74HC00DB 74HCT00DB 74HC00PW 74HCT00PW 74HC00BQ 74HCT00BQ PINNING PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 SYMBOL 1A 1B 1Y 2A 2B 2Y GND 3Y 3A 3B 4Y 4A 4B VCC DESCRIPTION data input data input data output data input data input data output ground (0 V) data output data input data input data output data input data input supply voltage Fig.1 handbook, halfpage 74HC00; 74HCT00 TEMPERATURE RANGE −40 to +125 °C −40 to +125 °C −40 to +125 °C −40 to +125 °C −40 to +125 °C −40 to +125 °C −40 to +125 °C −40 to +125 °C −40 to +125 °C −40 to +125 °C PINS 14 14 14 14 14 14 14 14 14 14 PACKAGE DIP14 DIP14 SO14 SO14 SSOP14 SSOP14 TSSOP14 TSSOP14 DHVQFN14 DHVQFN14 MATERIAL plastic plastic plastic plastic plastic plastic plastic plastic plastic plastic CODE SOT27-1 SOT27-1 SOT108-1 SOT108-1 SOT337-1 SOT337-1 SOT402-1 SOT402-1 SOT762-1 SOT762-1 1A 1B 1Y 2A 2B 2Y GND 1 2 3 4 5 6 7 MNA210 14 VCC 13 4B 12 4A 00 11 4Y 10 3B 9 8 3A 3Y Pin configuration DIP14, SO14 and (T)SSOP14. 2003 Jun 30 3 Philips Semiconductors Product specification Quad 2-input NAND gate 74HC00; 74HCT00 handbook, halfpage 1A 1 VCC 14 13 12 4B 4A 4Y B 3B 3A handbook, halfpage 1B 1Y 2A 2B 2Y 2 3 4 5 6 7 Top view GND 8 3Y A Y MNA211 GND(1) 11 10 9 MNA950 (1) The die substrate is attached to this pad using conductive die attach material. It can not be used as a supply pin or input. Fig.2 Pin configuration DHVQFN14. Fig.3 Logic diagram (one gate). handbook, halfpage handbook, halfpage 1 2 & 3 1 2 4 5 9 10 12 13 1A 1B 2A 2B 3A 3B 4A 4B 1Y 3 4 & 6 2Y 6 5 3Y 8 9 10 & 8 4Y 11 12 & 11 MNA212 13 MNA246 Fig.4 Function diagram. Fig.5 IEC logic symbol. 2003 Jun 30 4 Philips Semiconductors Product specification Quad 2-input NAND gate RECOMMENDED OPERATING CONDITIONS 74HC00 SYMBOL VCC VI VO Tamb PARAMETER supply voltage input voltage output voltage operating ambient temperature input rise and fall times CONDITIONS MIN. 2.0 0 0 see DC and AC −40 characteristics per device VCC = 2.0 V VCC = 4.5 V VCC = 6.0 V − − − TYP. 5.0 − − +25 MAX. 6.0 VCC VCC +125 74HC00; 74HCT00 74HCT00 UNIT MIN. 4.5 0 0 −40 TYP. 5.0 − − +25 MAX. 5.5 VCC VCC +125 V V V °C tr, tf − 6.0 − 1000 500 400 − − − − 6.0 − − 500 − ns ns ns LIMI... |
|
Link URL |
| http://www.datasheet.co.kr/datasheet-html/7/4/H/74HC00_PhilipsSemiconductors.pdf.html |
|
Since 2010 - jixjix@gmail.com -
MOSFET -
TTL -
LINEAR VOLTAGE REGULATOR |