|
Free integrated circuits, diodes, triacs, and other semiconductors Datasheet Search and Download Site
| datasheet.co.kr > datasheet > AM79C970A > PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
|
|
PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus ProductMaker : Advanced Micro Devices
Shortcut : AM79C970 AM79C970A AM79C970AKC AM79C970AKCW AM79C970AVCW |
|
Product Information |
|
PRELIMINARY Am79C970A PCnetTM-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product DISTINCTIVE CHARACTERISTICS Single-chip Ethernet controller for the Peripheral Component Interconnect (PCI) local bus Supports ISO 8802-3 (IEEE/ANSI 802.3) and Ethernet standards Direct interface to the PCI local bus (Revision 2.0 compliant) High-performance 32-bit Bus Master architecture with integrated DMA buffer Management Unit for low CPU and bus utilization Software compatible with AMD PCnet Family, LANCE/C-LANCE, and Am79C900 ILACC register and descriptor architecture Compatible with PCnet Family driver software Full-duplex operation for increased network bandwidth Big endian and little endian byte alignments supported 3.3 V/5 V signaling for PCI bus interface Low-power CMOS design with two sleep modes allows reduced power consumption for critical battery powered applications and Green PCs Integrated Magic PacketTMsupport for remote wake up of Green PCs Individual 272-byte transmit and 256-byte receive FIFOs provide frame buffering for increased system latency and support the following features: — Automatic retransmission with no FIFO reload — Automatic receive stripping and transmit padding (individually programmable) — Automatic runt frame rejection — Automatic selection of received collision frames Microwire EEPROM interface supports jumperless design and provides through-chip programming Advanced Micro Devices Supports optional Boot PROM for diskless node applications Look-Ahead Packet Processing (LAPP) data handling technique reduces system overhead by allowing protocol analysis to begin before end of receive frame Integrated Manchester Encoder/Decoder Provides Integrated Attachment Unit Interface (AUI) and 10BASE-T transceiver with automatic port selection Automatic Twisted-Pair receive polarity detection and automatic correction of the receive polarity Optional byte padding to long-word boundary on receive Dynamic transmit FCS generation programmable on a frame-by-frame basis Internal/external loopback capabilities Supports the following types of network interfaces: — AUI to external 10BASE2, 10BASE5, 10BASE-T or 10BASE-F MAU — Internal 10BASE-T transceiver with Smart Squelch to Twisted-Pair medium JTAG Boundary Scan (IEEE 1149.1) test access port interface and NAND Tree test mode for board-level production connectivity test Supports LANCE General Purpose Serial Interface (GPSI) Supports External Address Detection Interface (EADI) 4 programmable LEDs for status indication 132-pin PQFP package GENERAL DESCRIPTION The 32-bit PCnet-PCI II single-chip full-duplex Ethernet controller is a highly integrated Ethernet system solution designed to address high-performance system application requirements. It is a flexible bus-mastering device that can be used in any application, including networkready PCs, printers, fax modems, and bridge/router designs. The bus-master architecture provides high data throughput in the system and low CPU and system bus utilization. The PCnet-PCI II controller is fabricated with AMD’s advanced low-power CMOS process to provide low operating and standby current for power sensitive applications. Publication# 19436 Rev. A Issue Date: April 1995 Amendment /+1 This document contains information on a product under development at Advanced Micro Devices, Inc. The information is intended to help you to evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice. AMD PRELIMINARY The PCnet-PCI II controller supports automatic configuration in the PCI configuration space. Additional PCnet-PCI II configuration parameters, including the unique IEEE physical address, can be read from an external non-volatile memory (Microwire EEPROM) immediately following system reset. The controller has the capability to automatically select either the AUI port or the Twisted-Pair transceiver. Only one interface is active at any one time. Both... |
|
Link URL |
| http://www.datasheet.co.kr/datasheet-html/A/M/7/AM79C970A_AdvancedMicroDevices.pdf.html |
|
Since 2010 - jixjix@gmail.com -
MOSFET -
TTL -
LINEAR VOLTAGE REGULATOR |