|
Free integrated circuits, diodes, triacs, and other semiconductors Datasheet Search and Download Site
| datasheet.co.kr > datasheet > HC4052 > Analog Multiplexer/Demultiplexer(High-Performance Silicon-Gate CMOS) |
|
|
Analog Multiplexer/Demultiplexer(High-Performance Silicon-Gate CMOS)Maker : System Logic Semiconductor
Shortcut : HC4052 HC4052 HC4052 HC4052 HC4052 HC4052 HC4052 HC4053 HC4053AFT |
|
Product Information |
|
SL74HC4052 Analog Multiplexer/Demultiplexer High-Performance Silicon-Gate CMOS The SL74HC4052 utilize silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from VCC to VEE). The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input.When the Enable pin is high, all analog switches are turned off. The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS TTLoutputs. • Fast Switching and Propagation Speeds • Low Crosstalk Between Switches • Diode Protection on All Inputs/Outputs • Analog Power Supply Range (VCC-VEE)=2.0 to 12.0 V • Digital (Control) Power Supply Range (VCC-GND)=2.0 to 6.0 V • Low Noise ORDERING INFORMATION SL74HC4052N Plastic SL74HC4052D SOIC TA = -55° to 125° C for all packages PIN ASSIGNMENT LOGIC DIAGRAM Double-Pole, 4-Position Plus Commo n Off FUNCTION TABLE Control Inputs Enable B L L L PIN 16 =VCC PIN 7 = VEE PIN 8 = GND L H L L H H X Select A L H L H X Y0 Y1 Y2 Y3 X0 X1 X2 X3 None ON Channels X = don’t care SLS System Logic Semiconductor SL74HC4052 MAXIMUM RATINGS * Symbol VCC VEE VIS VIN I PD Tstg TL * Parameter Positive DC Supply Voltage (Referenced to GND) (Referenced to VEE) Negative DC Supply Voltage (Referenced to GND) Analog Input Voltage Digital Input Voltage (Referenced to GND) DC Input Current Into or Out of Any Pin Power Dissipation in Still Air, Plastic DIP+ SOIC Package+ Storage Temperature Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) Value -0.5 to +7.0 -0.5 to +14.0 -7.0 to +0.5 VEE - 0.5 to VCC+0.5 -1.5 to VCC +1.5 ±25 750 500 -65 to +150 260 Unit V V V V mA mW °C °C Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions. +Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C SOIC Package: : - 7 mW/°C from 65° to 125°C RECOMMENDED OPERATING CONDITIONS Symbol VCC VEE VIS VIN VIO * Parameter Positive Supply Voltage (Referenced to GND) (Referenced to VEE) Negative DC Supply Voltage (Referenced to GND) Analog Input Voltage Digital Input Voltage (Referenced to GND) Static or Dynamic Voltage Across Switch Operating Temperature, All Package Types Input Rise and Fall Time (Channel Select or Enable Inputs) VCC =2.0 V VCC =4.5 V VCC =6.0 V Min 2.0 2.0 - 6.0 VEE GND -55 0 0 0 Max 6.0 12.0 GND VCC VCC 1.2 +125 1000 500 400 Unit V V V V V °C ns TA tr, t f * For voltage drops across the switch greater than 1.2 V (switch on), excessive V current may be drawn; CC i. e., the current out of the switch may contain both VCC and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, VIN and VOUT should be constrained to the range indicated in the Recommended Operating Conditions.. Unused digital input pins must be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused Analog I/O pins may be left open or terminated. SLS System Logic Semiconductor SL74HC4052 DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND) VEE=GND, Except Where Noted VCC Symbol VIH Parameter Minimum High-Level Input Voltage, ChannelSelect or Enable Inputs Maximum Low -Level Input Voltage, ChannelSelect or Enable Inputs Maximum Input Leakage Current, Channel-Select or Enable Inputs Maximum Quiescent Supply Current (per Package) Test Condition... |
|
Link URL |
| http://www.datasheet.co.kr/datasheet-html/H/C/4/HC4052_SystemLogicSemiconductor.pdf.html |
|
Since 2010 - jixjix@gmail.com -
MOSFET -
TTL -
LINEAR VOLTAGE REGULATOR |